

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/696,320	10/29/2003	Franklin Duan	03-1169	7570
24319 . 7	590 12/29/2005		EXAM	INER
LSI LOGIC CORPORATION 1621 BARBER LANE MS: D-106			NGUYEN, TUNG X	
			ART UNIT	PAPER NUMBER
	MILPITAS, CA 95035		2829	

DATE MAILED: 12/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	_	Av			
	Application No.	Applicant(s)			
	10/696,320	DUAN ET AL.			
Office Action Summary	Examiner	Art Unit			
	Tung X. Nguyen	2829			
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet witi	n the correspondence address			
A SHORTENED STATUTORY PERIOD FOR R WHICHEVER IS LONGER, FROM THE MAILIN  - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory provides a specified above. The maximum statutory provides a specified above and the specified above. The maximum statutory provides a specified above. The maximum statutory p	IG DATE OF THIS COMMUNIC. FR 1.136(a). In no event, however, may a repon.  Deriod will apply and will expire SIX (6) MONT statute, cause the application to become ABA	ATION. ply be timely filed  CHS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on	<u>9/30/05</u> .				
·					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice un	der Ex parte Quayle, 1935 C.D.	11, 453 O.G. 213.			
Disposition of Claims					
4) ⊠ Claim(s) 1-17 is/are pending in the application 4a) Of the above claim(s) is/are with 5) □ Claim(s) is/are allowed.  6) ⊠ Claim(s) 1-17 is/are rejected.  7) □ Claim(s) is/are objected to.  8) □ Claim(s) are subject to restriction as	hdrawn from consideration.				
Application Papers					
9) The specification is objected to by the Exact 10) The drawing(s) filed on 27 December 2004  Applicant may not request that any objection to Replacement drawing sheet(s) including the content of the	$\underline{4}$ is/are: a) $\boxtimes$ accepted or b) $\square$ to the drawing(s) be held in abeyand correction is required if the drawing(s	ce. See 37 CFR 1.85(a). s) is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of: <ol> <li>Certified copies of the priority documents have been received.</li> <li>Certified copies of the priority documents have been received in Application No</li> <li>Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> </ol> </li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-94  3) Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date	Paper No(s)	ummary (PTO-413) )/Mail Date Iformal Patent Application (PTO-152) 			

## **DETAILED ACTION**

# Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1,9, 16-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Lyon et al. (u.s.p 4,972,144).

As to claims 1, 9, Lyon et al. disclose in Figs. 1-4, the method and apparatus for testing a plurality of test structures (111 of figure 2) comprising: a logic circuit to be considered the address lines (112 of figure 2), wherein the logic circuit is configured to receive a triggering signal (TL) from control logic (114 of figure 2); the logic circuit connectable to a plurality of row of the test structures (figure 3A); and the logic circuit configured to sequentially turn on a different single row of the test structures depending on the triggering signal which is received (figure 2, 3A), while other rows remain off, wherein only a single row is active at any given time during the testing and the remaining rows are inactive (col. 5, lines 20-35); and wherein the system is configured to sequentially test the rows of test structures from a first row to a last row, a single row at a time each time the triggering signal changes (col. 5, lines 20-35).

As to claims 16-17, Lyon et al. disclose the logic circuit (112) is resettable wherein none of the test structures (111) are turned on (via 114 of figure 2).

Claim Rejections - 35 USC § 103

Application/Control Number: 10/696,320

Art Unit: 2829

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 2-4, 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lyon et al. (u.s.p 4,972,144).

As to claims 2-4, 10-12, Lyon et al. disclose all of limitations except for the logic circuit is connectable to 256 rows of test structures. Lyon et al. disclose in Fig. 2, 3A, the logic circuit couple to the plurality of rows of the test structures for reducing the number of testing, and for reducing cost during testing the plurality of test structures (col. 5, lines 20-35). Thus, it would have been obvious to one having ordinary skill in the art at the time of the invention was made to choose appropriate value of the rows of test structures for reducing the number of tests and reducing cost during testing the plurality of test structures (col. 3, lines 44-47), since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

5. Claims 5-8, 13-15, are rejected under 35 U.S.C. 103(a) as being unpatentable over Lyon et al. (u.s.p 4,972,144), and in view of Kurita et al. (5,289,116).

As to claim 5, Lyon et al. disclose all of the limitations except for the logic circuit comprises an incrementer which is configured to receive the triggering signal. However, Kurita et al. disclose the logic circuit comprises an incrementer to be considered a

Art Unit: 2829

counter (TMM of figure 1) for receive the triggering signal and sending signal to test the plurality of test structures (186 of figure 1). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the system of Lyon et al., and provides an incrementer, as taught by Kurita et al. for receiving the triggering signal and sending signal to test the plurality of test structures (186 of figure 1).

As to claims 6-7, 13-14, Lyon et al. disclose all of the limitations except for the logic circuit comprises a decoder which is connected to the incrementer. However, Kurita et al. disclose the logic circuit comprises a decoder (ADC/DAC of figure 2) coupled to an incrementer to be a counter (TMM of figure 1) for receiving the triggering signal and sending signal to test the plurality of test structures (186 of figure 1). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the system of Lyon et al., and provides a decoder coupled to an incrementer, as taught by Kurita et al. for receiving the triggering signal and sending signal to test the plurality of test structures (186 of figure 1).

As to claims 8, 15, Lyon et al. in view of Kurita et al. disclose all of the limitations except for the incrementer being configured to receive the triggering signal and having eight output lines, and coupled to the decoder. However, Lyon et al., in view of Kurita et al. disclose the logic circuit having the incrementer coupled to the decoder for testing the plurality of rows of the test structures for reducing the number of testing, and for reducing cost during testing the plurality of test structures (col. 5, lines 20-35). Thus, it would have been obvious to one having ordinary skill in the art at the time of the

invention was made to choose appropriate value of the rows of test structures for reducing the number of tests and reducing cost during testing the plurality of test structures (col. 3, lines 44-47), since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

### Response to Arguments

6. Applicant's arguments filed 9/30/05 have been fully considered but they are not persuasive.

In re pages 6-7, to applicant argues Lyon patents does not teach or suggest that only a single row is active at any given time during the testing and the remaining rows are inactive.

In response, the examiner respectfully disagrees with Applicant about the issue for the following the reasons:

Every row of test structures in the test structure array (111 of figure 2) coupled to each address line is examined, only address line A0 is set to a low level and address lines A1-A7 are each set to a high level. If all test structure in row of the test structure array coupled to the address line A0 are normally operating. Thus, it appears (inherently) that the other address lines A1-A7 are each set to a high level coupled to another row of test structures in the test structure array is not examined (col. 5, lines 20-35). Therefore Lyon et al. teach the limitations of wherein only a single row is active at any given time during the testing and the remaining rows are inactive.

#### Conclusion

Application/Control Number: 10/696,320

Art Unit: 2829

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Page 6

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tung X. Nguyen whose telephone number is (571) 272-1967. The examiner can normally be reached on 8:30am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's wall falms 1705 supervisor, Nestor Ramirez can be reached on (571) 272-2034. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Ple 12/23/05 Application/Control Number: 10/696,320 Page 7

Art Unit: 2829

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

TN 12/22/05

PARESH PATEL
PRIMARY EXAMINER